EXPLOITING DATA REUSE IN MODERN FPGAS: OPPORTUNITIES AND CHALLENGES FOR COMPILERS Nastaran Baradaran , Pedro Diniz
	OPTIMISED FPGA IMPLEMENTATION OF A MULTI PROGRAM PCR MEASUREMENT SYSTEM IN DVB-T C. Mannino , H. Rabah , C. Tanougast , Y. Berviller , M. Janiaut , S. Weber
	AN FPGA IMPLEMENTATION OF A FLEXIBLE SECURE ELLIPTIC CURVE CRYPTOGRAPHY PROCESSOR T.kerins , E.m.popovici , W.p.marnane
	NETWORK INTRUSION DETECTION SYSTEMS ON FPGAS WITH ON-CHIP NETWORK INTERFACES Christopher R. Clark , Craig D. Ulmer
	A RISC ARCHITECTURE EXTENDED BY AN EFFICIENT TIGHTLY COUPLED RECONFIGURABLE UNIT N. Vassiliadis , N. Kavvadias , G. Theodoridis , S. Nikolaidis
	A DYNAMIC OPTICALLY RECONFIGURABLE GATE ARRAY USING DYNAMIC METHOD Minoru Watanabe , Fuminori Kobayashi
	A FAULT TOLERANT GESTURE RECOGNITION SYSTEM FOR MOBILE ROBOT Vanderlei Bonato , Márcio M. Fernandes , Eduardo Marques
	FUNCTION REPLACEMENT OF HARD REAL-TIME SYSTEMS USING PARTIAL RECONFIGURATION Thomas Reinemann , Roland Kasper
	A METHODOLOGY FOR HARDWARE TASKS SCHEDULING OPTIMIZED IN TIME FOR PARTIAL AND DYNAMIC RECONFIGURATION OF FPGAS Remy Eskinazi , Manoel E. De Lima , Paulo R. M. Maciel , Carlos Valderrama , Abel G. S. Filho , Paulo S. B. Nascimento
	TOWARDS A RUNTIME RECONFIGURABLE NETWORK-ON-CHIP-BASED NETWORK PROCESSOR Jürgen Foag , Roman Koch
	ADOPTING THE SMALL-WORLD NETWORK IN ROUTING STRUCTURE OF FPGA Masahiro Iida , Shinya Abe , Hisashi Tsukiashi , Ryoji Ogata , Toshinori Sueyoshi
	Novel Switch-Block ArchitectureUsing Reconfigurable Context Memory for Multi-Context FPGAs Weisheng Chong , Masanori Hariyama , Michitaka Kameyama
	REALIZATION OF REAL-TIME CONTROL FLOW ORIENTED AUTOMOTIVE APPLICATIONS ON A SOFT-CORE MULTIPROCESSOR SYSTEM BASED ON XILINX VIRTEX II FPGAS Katarina Paulsson , Michael Hübner , Hong Zou , Jürgen Becker
	An Optimized FPGA Implementation of an AES Algorithm for Embedded Applications Ting Liu , Camel Tanougast , Philippe Brunet , Yves Berviller , Hassan Rabah , Serge Weber
	EFFICIENT DECODING OF VARIABLE-LENGTH ENCODED IMAGE DATA ON THE NIOS II SOFT-CORE PROCESSOR Peter Mårtensson , Jens Persson , Shang Xue , Bengt Oelmann
<< Start < Prev 1 2 Next > End >>

Go Back